

ZZZ

PCB@

PCB EH5A1 LA-H441P LS-G521P 02  
DAZZKJ00101

ZZZ

LOGO@

ROYALTY HDMI W/LOGO+HDCP  
RO000003HM

ZZZ

X4E@

SMT EMC AH441 EH5A1  
X4EAGHBOL01

MP

UC1

U42\_SR3W0@

S IC FJ8067703282227 SR3W0 Y0 2.2G ABO!  
SA0000BKN60

QS

UC1

U22\_QNZU@

S IC FJ8067702739769 QNZU H0 2.3G BGA  
SA0000BLH20

UC1

U23e\_QNMU@

S IC FH8067703037315 QNMU J1 2.3G BGA  
SA0000BVB00

# Compal Confidential

## Raticate\_KL MB Schematic Document

### LA-H441P

### Rev: 1A

### 2018.11.28

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/08/24	Deciphered Date	2019/08/24	Title	Cover Sheet	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number	Rev 0.1
				Date:	Friday, November 30, 2018	Sheet 1 of 57



HDMI Conn.



page 29

DDI1  
HDMI x 4 lanes

eDP



page 28

eDP

DDI

Intel Kabylake U

Kabylake U  
Kabylake PCH-LP(MCP)  
(KBL-U\_2+2)  
(KBL-RU\_4+2)  
(KBL-U\_2+3e)  
Processor

Quad Core + GT2  
Dual Core + GT2


VINAFIX.COM

5W  
528pin BGA  
page 07~18

LPC/eSPI BUS  
CLK=24MHz

ENE  
KB9022  
page 36

Int.KBD



page 37

Touch Pad  
PS2 (from EC) / I2C (from SOC)  
USB2 port 5 (FP)



page 37

Memory BUS  
Dual Channel

1.2V DDR4 2133/2400

260pin DDR4-SO-DIMM X1



page 19

260pin DDR4-SO-DIMM X1



page 20

USB 3.0  
conn x1  
USB3 port 1  
USB2 port 1



page 35

USB 2.0  
conn x2  
USB2 port3,4  
on Sub/B



page 35

CMOS  
Camera  
USB2 port 7



page 28

USB TypeC  
conn x1  
USB3 port 2,3  
USB2 port2



page 34

USBx8 48MHz

HD Audio 3.3V 24MHz

SPI

SPI ROM  
64Mb page 9

HDA Codec  
ALC255 page 32

Touch  
Screen

9USB2 port 6  
page 28

Int. Speaker



page 32

Int. DMIC  
on Camera

page 28

UAI  
on Sub/B

page 35

Nvidia N16S-GTR /  
N17S-G0  
with GDDR5 x2  
page 21~27



PCIe 3.0 x 4  
8GT/s  
port 1-4

page 31  
PCIe 3.0 x4  
8GT/s  
Port 9-12

Flexible IO  
Base-U PCIe2.0  
Premium-U PCIe3.0

SATA3.0  
6.0 Gb/s  
port 7  
(SATA0)

SATA HDD  
Conn.



page 33

LAN(GbE)  
Realtek 8411B  
page 30

SD conn.



RJ45 conn.



RTC CKT.

page 15

Fan Control

page 39

Power On/Off CKT.

page 38

DC/DC Interface CKT.

page 40

Power Circuit DC/DC

page 41~54

Sub Board

LS-G521  
IO/B

page 35

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/08/24	Deciphered Date	2019/08/24	Block Diagrams		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number	Rev 0.1
				Date:	Friday, November 30, 2018	Sheet 2 of 57



Vcc	3.3V +/- 5%					
Ra	100K +/- 1%					
Board ID	Rb	V <sub>BID</sub> min	V <sub>BID</sub> typ	V <sub>BID</sub> max	EC AD3	PCB Revision
0	0	0 V	0 V	0.300 V	0x00 - 0x13	0.1 (EVT)
1	12K +/- 1%	0.347 V	0.345 V	0.360 V	0x14 - 0x1E	0.2 (DVT)
2	15K +/- 1%	0.423 V	0.430 V	0.438 V	0x1F - 0x25	1.0 (PVT)
3	20K +/- 1%	0.541 V	0.550 V	0.559 V	0x26 - 0x30	1.A (MP)
4	27K +/- 1%	0.691 V	0.702 V	0.713 V	0x31 - 0x3A	
5	33K +/- 1%	0.807 V	0.819 V	0.831 V	0x3B - 0x45	
6	43K +/- 1%	0.978 V	0.992 V	1.006 V	0x46 - 0x54	
7	56K +/- 1%	1.169 V	1.185 V	1.200 V	0x55 - 0x64	

BOM Option Table	
Item	BOM Structure
Unpop	@
Connector	CONN@
Acer BYOC	BYOC@ / NBYOC@
CODEC	255@/256@
EC Mode Select	LPC@ / ESPI@
For Intel CMC	CMC@
LAN Mode Select	SWR@ / LDO@
EMI requirement	EMI@ / @EMI@
ESD requirement	ESD@ / @ESD@
RF requirement	@RF@
CPU Selection	U42@/U22@
DGPU Serial Select	N16X@/N17S@
TPM/Only BIOS ROM	TPM@/SPI@
Finger Print	FP@/FPEMC@/ETU@
Finger print power	FP3V@/FP5V@
UMA or DGPU	UMA@/VGA@


43 Level	Description	BOM Structure
431AGHBOL01	SMT MB AH441 EH5A1 I38130U UMA HDMI	DA8/U42_QP8K8/U428/CHG8/3S8/LPC8/CMC8/2558/BYOC8/LD08/UMA8/EVT8/X4E8/RTC8/FP8/FP3V8
431AGHBOL02	SMT MB AH441 EH5A1 I37020UF N17SG0 HDMI	DA8/U22_QNZU8/U228/CHG8/3S8/LPC8/CMC8/2558/BYOC8/LD08/VGA8/N17S8/N17SG08/X76T808/EVT8/X4E8/RTC8/FP8/FP3V8
431AGHBOL03	SMT MB AH441 EH5A1 QNMU N17SG0 HDMI	DA8/U23e_QNMU8/U228/CHG8/3S8/LPC8/CMC8/2558/BYOC8/LD08/VGA8/N17S8/N17SG08/X76T93BOL018/EVT8/X4E8/RTC8/FP8/FP3V8
431AGHBOL04	SMT MB AH441 EH5A1 I38130U N17SG0 HDMI	DA8/U42_QP8K8/U428/CHG8/3S8/LPC8/CMC8/2558/BYOC8/LD08/VGA8/N17S8/N17SG08/X76T93BOL028/EVT8/X4E8/RTC8/FP8/FP3V8
431AGHBOL05	SMT MB AH441 EH5A1 QNZU UMA FF HDMI	PCB8/U22_QNZU8/U228/CHG8/3S8/LPC8/CMC8/2558/BYOC8/LD08/UMA8/EVT8/X4E8/RTC8/FP8/FP3V8/SP18
431AGHBOL06	SMT MB AH441 EH5A1 QNMU UMA FF HDMI	PCB8/U23e_QNMU8/U228/CHG8/3S8/LPC8/CMC8/2558/BYOC8/LD08/UMA8/EVT8/X4E8/RTC8/FP8/FP3V8/SP18
431AGHBOL07	SMT MB AH441 EH5A1 I38130 UMA FF HDMI	PCB8/U42_SR3W08/U428/CHG8/3S8/LPC8/CMC8/2558/BYOC8/LD08/UMA8/PVT8/X4E8/RTC8/FP8/FP3V8/SP18
431AGHBOL08	SMT MB AH441 EH5A1 QNZU N17G0 FP HDMI	PCB8/U22_QNZU8/U228/CHG8/3S8/LPC8/CMC8/2558/BYOC8/LD08/VGA8/N17S8/N17SG08/X76T93BOL028/PVT8/X4E8/RTC8/FP8/FP3V8/SP18
431AGHBOL09	SMT MB AH441 EH5A1 QNMU N17G0 FP HDMI	PCB8/U23e_QNMU8/U228/CHG8/3S8/LPC8/CMC8/2558/BYOC8/LD08/VGA8/N17S8/N17SG08/X76T93BOL028/EVT8/X4E8/RTC8/FP8/FP3V8/SP18
431AGHBOL10	SMT MB AH441 EH5A1 I38130 N17G0 FP HDMI	PCB8/U42_SR3W08/U428/CHG8/3S8/LPC8/CMC8/2558/BYOC8/LD08/VGA8/N17S8/N17SG08/X76T93BOL018/EVT8/X4E8/RTC8/FP8/FP3V8/SP18

<i>STATE</i>	<i>SIGNAL</i>	<i>SLP_S3#</i>	<i>SLP_S4#</i>	<i>SLP_S5#</i>	<i>+VALW</i>	<i>+V</i>	<i>+VS</i>	<i>Clock</i>
<i>S0 (Full ON)</i>		HIGH	HIGH	HIGH	ON	ON	ON	ON
<i>S3 (Suspend to RAM)</i>		LOW	HIGH	HIGH	ON	ON	OFF	OFF
<i>S4 (Suspend to Disk)</i>		LOW	LOW	HIGH	ON	OFF	OFF	OFF
<i>S5 (Soft OFF)</i>		LOW	LOW	LOW	ON	OFF	OFF	OFF


Power Plane	Description	S0	S3	S4/S5
+19V_VIN	Adapter power supply	N/A	N/A	N/A
+12.6V_BATT	Battery power supply	N/A	N/A	N/A
+19VB	AC or battery power rail for power circuit.	N/A	N/A	N/A
+VCC_CORE	Processor IA Cores Power Rail	ON	OFF	OFF
+VCC_GT	Processor Graphics Power Rails	ON	OFF	OFF
+VCC_SA	System Agent power rail	ON	OFF	OFF
+0.6VS_VTT	DDR +0.6VS power rail for DDR terminator .	ON	OFF	OFF
+1.05VALW_PRIM	+1.05V Always power rail	ON	ON	ON*1
+1.05V_VCCSTU	Sustain voltage for processor in Standby modes	ON	ON	OFF
+VCCIO	CPU IO power rail	ON	OFF	OFF
+1.05VS_VCCSTG	+1.0VALW_PRIM Gated version of VCCST	ON	OFF	OFF
+1.2V_VDDQ	DDR4 +1.2V Power Rail	ON	ON	OFF
+1.8VALW_PRIM	+1.8V Always power rail	ON	ON	ON*1
+1.8VS	System +1.8V power rail	ON	OFF	OFF
+3VLP	+19VB to +3VLP power rail for suspend power	ON	ON	ON
+3VALW	System +3VALW always on power rail	ON	ON	ON*1
+3VS	System +3V power rail	ON	OFF	OFF
+5VALW	+5V Always power rail	ON	ON	ON
+5VS	System +5V power rail	ON	OFF	OFF
+RTCVCC	RTC Battery Power	ON	ON	ON
+1.05VS_1.0VSDGPU	+1.05VS power rail for N16X/ +1.0VS power rail for N17S	ON*2	OFF	OFF
+1.35VSDGPU	+1.35VS power rail for GPU	ON*2	OFF	OFF
+3VS_1.8VSDGPU_AON	+3VS power rail for N16X/ +1.8VS power rail for N17S(AON)	ON*2	OFF	OFF
+3VS_1.8VSDGPU_MAIN	+3VS power rail for N16X/ +1.8VS power rail for N17S(MAIN)	ON*2	OFF	OFF
+VGA_CORE	Core power for discrete GPU	ON*2	OFF	OFF

Note : ON\*1 means power plane is ON only when WOL enable and RTC wake at BIOS setting, otherwise it is OFF.  
ON\*2 power plane is ON when DGPU turn on










I2C Address Table

BUS	Device	Address (8 bit)
I2C_0 (+3VS)	Reserved	
I2C_1 (+3VALW_PRIM)	TM-P2969-001 (TP)	0x2C
	SB8787-1200 (TP-ELAN)	0x15
SOC_SMBCLK (+3VS)	SO-DIMM1	0xA0
	SO-DIMM2	0xA4
	G-Sensor	0x30
SOC_SML1CLK (+3VALW_PRIM)	GPU	0x9E
	EC	
EC_SMB_CK1 (+3VLP)	ISL88739 (Charger IC)	0x12
	BATTERY PACK	0x16



PWR Sequence\_KBL-U\_DDR4\_Value\_NON CS



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/08/24	Deciphered Date	2019/08/24	Title	Power Sequence
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number	Rev 0.1
				Date: Friday, November 30, 2018	Sheet 6 of 57



## Functional Strap Definitions

#543016 PDG2.0 P.844


DDPB\_CTRLDATA

DDPC\_CTRLDATA



Display Port B/C Detected

NC =Port is not detected.


PU =Port is detected.



#543016 PDG2.0 P.225  
COMPENSATION PU for eDP  
Trace width=5 mils,Spacing=25mil,Max length=600mils




For Intel debug, place to CPU side.  
#543016 PDG2.0 P.629





HDMI

HDMI DDC (Port B)

(29) SOC\_DP1\_CTRL\_CLK  
(29) SOC\_DP1\_CTRL\_DATA



EDP\_COMP












SKL-U\_BGA1356

1 OF 20

1 OF 20

Vinafix



Reserved CATERR# for sight i ngs  
issue check



Security Classification				Compal Secret Data				Title			
Issued Date				2018/08/24				Deciphered Date			
2018/08/24				2019/08/24				2019/08/24			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				KBL-R U(1/12)DDI,MSIC,XDP,EDP				Raticate KL M/B LA-H441P			
Date: Friday, November 30, 2018				Sheet 7 of 57				Rev 0.1			



# Interleaved Memory



Intel DOC: 549352

3. RCOMP[0] value for SDP is 200+/-1% ohm, and for DDPI is 121+/- 1% ohm


Security Classification		Compal Secret Data		Title	
Issued Date	2018/08/24	Deciphered Date	2019/08/24	KBL-R U(2/12)DDR4	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	Raticate_KL M/B LA-H441P
				Date:	Friday, November 30, 2018
				Sheet	8 of 57







## HDA for AUDIO




**HDA\_SDO / I2S\_TXD0 (Internal Pull Down):**  
(Sampled: Rising edge of PCH\_PWROK)  
Flash Descriptor Security Override  
0 = Enable security measures defined in the Flash Descriptor.  
1 = Disable Flash Descriptor Security (override). This strap should only be asserted high using external pull-up in manufacturing/debug environments ONLY.

**SPKR / GPP\_B14 (Internal Pull Down):**  
(Sampled: Rising edge of PCH\_PWROK)


**\* TOP Swap Override**  
0 = Disable TOP Swap mode.  
1 = Enable TOP Swap Mode.

Intel HD Audio link capabilities  
> Two SDI signals to support two external codecs.  
> Drivers variable frequency (5MHz to 24MHz) BCLK to support:  
-- SDO double pumped up to 48 Mb/s  
-- SDI's single pumped up to 24 Mb/s  
> Provides cadence for 44.1 kHz based sample rate output.  
> Support 1.5V, 1.8V, and 3.3V modes.




#543016 PDG2.0 P.403  
SDIO signals are multiplexed with GPIOs and default to GPIO functionality (as input). If SDIO interfaces are not used, the signals can be used as GPIOs instead. If the GPIO functionality is also not used the signals can be left as no connect.

#543016 PDG2.0 P.879



#543016 PDG2.0 P.551

#543016 PDG2.0 P.393






	DGPU_PRSENT#
DIS, Optimus	0
UMA	1






2. PDG2.0 P.598 Figure43-5 note17: when failure events, VCCST\_PWRGD and PCH\_PWROK de-assert at the same time








XCLK\_BIASREF  
T:50ohm S:12/15 L:1000 Via:2

2014MOW48:  
Skylake-U use 24M 50 ohm ESR  
Cannonlake U use 38.4M 30 ohm ESR





Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b>		
Issued Date	2018/08/24	Deciphered Date	2019/08/24	Title	<b>KBL-R U(5/12)CLK,GPIO</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	<b>Raticate</b> <b>KL M/B LA-H441P</b>	0.1
				Date:	Friday, November 30, 2018	Sheet 11 of 57





Project ID	Project_ID1 GPP_D12	Project_ID0 GPP_D11
Raticate_KL	0	0
	0	1
	1	0
	1	1



**Functional Strap Definitions**  
GSP10\_MOSI /GPP\_B18 (Internal Pull Down):  
(Rising edge of PCH\_PWROK)  
No Reboot

\*0 = Disable No Reboot mode. --> AAX05 Use  
1 = Enable No Reboot Mode. (PCH will disable the TCO  
Timer system reboot feature). This function is useful  
when running ITP/XDP.

GSP11\_MOSI / GPP\_B22 (Internal Pull Down):  
(Rising edge of PCH\_PWROK)



Boot BIOS Strap Bit  
\*0 = SPI Mode --> AAX05 Use  
1 = LPC Mode











**+1.0VALW\_PRIM TO +1.0V\_VCCSTU / +1.0VCCST**



**+1.0VALW\_PRIM TO +1.0VS\_VCCSTG**



Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b>		
Issued Date	2018/08/24	Deciphered Date	2019/08/24	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<b>KBL-R U(8/12)Power</b>		
				Size	Document Number	Rev
				<b>Raticate_KL M/B LA-H441P</b>		
Date:	Friday, November 30, 2018	Sheet	14	of	57	




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.










Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2018/08/24		Deciphered Date		2019/08/24		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						KBL-R U(11/12)GND					
						Size Custom		Document Number		Rev	
						Raticate_KL M/B LA-H441P		0.1			
Date:						Friday, November 30, 2018		Sheet 17 of 57			




















Layout Note:  
Place near JDIMM2




Layout Note:  
Place near JDIMM1.257,259



Layout Note:  
Place near JDIMM2.255




#575412 WHL-U PDG R0.7 Table 4-23  
add 0.1uF




FOX\_AS0A821-H4SB-7H  
CONN@  
SP07001GA00

Standard Type  
2-3A to 1 DIMMs/channel




Place near to SO-DIMM connector.

Layout Note:  
Place near JDIMM1.258






Security Classification		Compal Secret Data		Title	
Issued Date	2018/08/24	Deciphered Date	2019/08/24	DDR4 DIMMB	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Rev 0.1
Date: Friday, November 30, 2018				Sheet 20	of 57







VRAM Interface





UGPUIC	Part 3 of 6
AC3	NC
AC4	NC
Y4	NC
Y3	NC
AA3	NC
AA2	NC
AB1	NC
AA1	NC
AA4	NC
AA5	NC
AB5	NC
AB4	NC
AB3	NC
AB2	NC
AD3	NC
AD2	NC
AE1	NC
AD4	NC
AD1	NC
T2	NC
T3	NC
T1	NC
R2	NC
R3	NC
N2	NC
N3	NC
V3	NC
V4	NC
U3	NC
U4	NC
T4	NC
T5	NC
R5	NC
M1	NC
M2	NC
M3	NC
K2	NC
K3	NC
K1	NC
J1	NC
M4	NC
L3	NC
L4	NC
K4	NC
K5	NC
J5	NC
N4	NC
N5	NC
P3	NC
P4	NC
J2	NC
J3	NC
H3	NC
H4	NC

## LVDS/TMDS

### GENERAL

### TEST

### SERIAL


ROM\_CS\_N  
ROM\_SI  
ROM\_SO  
ROM\_SCLK

GM108-ES-S-A1\_FCBGA595

### VGA Power Sequence (N16X)



Notes:- All 3.3V includes all rails powered at 3.3V  
- PEX\_VDD 1.05V includes all rails that are shared



### NV 17S DG-07785-001\_V07





Figure 7.6 Example of Power-Down Sequencing Order

## MULTI LEVEL STRAPS



### Multi strap table

GPU	VRAM Voltage	RANK	X76	Freq	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	strap5	ROM_SI	ROM_SO	ROM_SCLK
N16V-GMR1	+1.35V		X76793BOL03	2.5GHz	256Mx32x2 ZG	0x8 (SA00009TV50) Micron MT51J256M32HF-70-B	PU 49.9K	NC	NC	NC	NC	NC	PU 4.99K		
N16S-GTR	+1.35V		X76793BOL04			0x9 (SA00009U160) Hynix H5GC8H24AJR-ROC							PU 10K		
			X76739BOL04			0x0 (SA000094R30) Samsung K4G80325FB-HC03							PD 4.99K		
			X76739BOL05			0x5 (SA00009G20) Hynix H5GC8H24MJR-T2C							PD 30.1K		
			X76739BOL06			0x1 (SA000096K30) Micron MT51J256M32HF-60-A							PD 10K		

### Multi strap table

GPU	VRAM Voltage	RANK	X76	Freq	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	strap5	ROM_SI	ROM_SO	ROM_SCLK
N17S-G1	+1.35V		X76793BOL01	3.0GHz	256Mx32x2 ZG	0x4 (SA00009TV50) Micron MT51J256M32HF-70-B	PD 100K	PD 100K	PU 100K						
			X76793BOL02			0x5 (SA00009U160) Hynix H5GC8H24AJR-ROC	PU 100K	PD 100K	PU 100K						
			X76739BOL07			0x0 (SA000092D00) Samsung K4G80325FB-HC28	PD 100K	PD 100K	PD 100K				PD 100K	PU 100K	PU 100K
			X76739BOL08			0x2 (SA00009U110) Hynix H5GC8H24MJR-ROC	PD 100K	PD 100K	PD 100K						
			X76739BOL09			0x1 (SA00009TV10) Micron MT51J256M32HF-70-A	PU 100K	PD 100K	PD 100K						

### NV16x Straps set t i g (ROM\_SI => follow RVL)

Physical Strapping pin	Bit3	Bit2	Bit1	Bit0	Result
ROM_SO	DEVSEL	1	POLE	0	PH 4.99K
ROM_SCLK	RAMQ[0]	1	RAMQ[1]	1	PL 4.99K
ROM_SI	RAMQ[2]	1	RAMQ[3]	1	PL 4.99K
STRAP4					NA
STRAP3					NA
STRAP2					NA
STRAP1					NA
STRAP0					PH49.9K

### NV 16x DG-07158-V05

Table 3-4. GPU Core Sensing Line Routing Constraints

Constraint Parameter	Requirement
Single-ended impedance	25 Ω ± 10%
Differential Trace Impedance	50 Ω ± 15%
Reference Plane	GND
Routing Type	Stripline or Microstrip
Dielectric spacing	Stripline: ≥ 3.0x dielectric Microstrip: ≥ 4.0x dielectric
Intrapair skew	≤ 5 ps
Via stub	GPU to R <sub>0</sub> /R <sub>2</sub> ≤ 259 mm (9842.5 mil) R <sub>0</sub> /R <sub>2</sub> to VR ≤ 50 mm (1968.5 mil)
Trace length	

Note:  
1. Stripline is recommended to minimize EMI. Do not route over any voids.

Table 15-2. Resistance Mapping to Hex Values

Resistor Values	Pull-Up to 3V3_MAIN	Pull-Down to GND
4.99 kΩ	1000	0000
10.0 kΩ	1001	0001
15.0 kΩ	1010	0010
20.0 kΩ	1011	0011
24.9 kΩ	1100	0100
30.1 kΩ	1101	0101
34.8 kΩ	1110	0110
45.3 kΩ	1111	0111

### DA-08329-001\_V02

Table 8. Other PLLs Power Decoupling and Filtering

GPU	Type	Footprint	Population	N16	N17	Location
PLLVD0 (N17: XS_PLLVD0) Supply Rail						
GB2B-64	0.1 μF	X7R 0402	1	1		Under GPU
GB2C-64	22 μF	XSR 0805	1	0		Near GPU
	Bead Type					
	L2=30 Ω (ESR=0.05 Ω)	0402	1	0		Near GPU
SP_PLLVD0 and VID_PLLVD0 Combined Supply Rails						
GB2B-64	0.1 μF	X7R 0402	2	2		Under GPU
GB2C-64	10 μF	XSR 0603	1	0		Near GPU
	47 μF	XSR 0805	1	0		Near GPU
	Bead Type					
	L2=30 Ω (ESR=0.2 Ω)	0603	1	0		Near GPU
HC (N17: GPCPLL_AVDD) Supply Rail						
GB2C-64	0.1 μF	X7R 0402	N/A	1		Under GPU
	4.7 μF	X6S 0603	N/A	1		Near GPU
	22 μF	X6S 0805	N/A	1		Near GPU
	Bead Type					
	L=30 Ω (ESR=0.010 Ω)	0603	N/A	1		Near GPU

Security Classification	Compal Secret Data	Title	Compal Electronics, Inc.
Issued Date	2018/08/24	Deciphered Date	2019/08/24
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.		Rev	0.1
Raticate KL M/B LA-H441P		Rev	0.1
Date:	Friday, November 30, 2018	Sheet	23 of 57



# NV 16x DG-07158-V05

Table 3-9. DDR3 GPU-Side FBVDD and FBVDDQ Combined Decoupling

GPU Package Type	Capacitor Type	Footprint	Population	Location
GB2B-64/GB2-64 DDR3	0.1µF	X7R 0402	2	Under GPU
	1µF	X7R 0603	2	Under GPU
	4.7µF	X6S 0603	2	Under GPU
	10µF	X5R 0805	1	Near GPU
	22µF	X5R 0805	1	Near GPU

# DA-08329-001\_V02

Table 4. Frame Buffer Core and IO Decoupling and Filtering

GPU	Capacitor Type	Footprint	Population	Location
FBVDD/Q Supply Rail for GDDR5				
GB2B-64, GB2C-64	0.1µF	X7R 0402	2	Under GPU
	1µF	X7R 0603	2	Under GPU
	4.7µF	X6S 0603	2	Under GPU
	10µF	X6S 0603	0	Under GPU
	10µF	X6S 0603	1	Near GPU
	22µF	X6S 0603W	1	Near GPU

# NV 16x DG-07158-V05

Table 3-16. PEX\_IOVDD/Q Power Rail Combined

GPU Package Type	Capacitor Type	Footprint	Population	Location
GB2B-64/GB2C-64	1.0µF	X6S 0402	1	Under GPU
	4.7µF	X6S 0603	1	Near GPU
	10µF	X5R 0805	1	Midway between GPU and Power Supply
	22µF	X5R 0805	1	Midway between GPU and Power Supply

# NV 16x DG-07158-V05

Table 7-13. Default GPU Drive Calibration for Frame Buffer Interface

Memory/PKG	FBVDDQ	FBCAL_PU_GND	FBCAL_PD_VDDQ	FBCAL_TERM_GND
GDDR5/BGA-170	1.35V or 1.50V	40.2Ω	40.2Ω	60.4Ω

# NV 16x DG-07158-V05

GPU Package	Rail	Capacitor Type	Footprint	Population	Location
GB2B-64	3V3_MAIN	0.1µF	X6S 0402	2	Under GPU
GB4B-128		1µF	X5R 0603	1	Near GPU
GB3-256		4.7µF	X5R 0603	1	Near GPU
GB2B-64	3V3_AON	0.1µF	X6S 0402	1	Under GPU
GB4B-128		1µF	X5R 0603	1	Near GPU
GB3-256		4.7µF	X5R 0603	1	Near GPU

# DA-08329-001\_V01

Table 9. VDD AON and VDD\_MAIN Decoupling

GPU	Capacitor Type	Footprint	Population	Location
N16_3V3_MAIN (N17_VDD18) Supply Rail				
GB2B-64, GB2C-64	0.1µF	X7R 0402	2	Under GPU
	1.0µF	X6S 0603	1	Near GPU
	4.7µF	X6S 0603	1	Near GPU
N16_3V3_AON (N17_VB_AON) Supply Rail				
GB2B-64, GB2C-64	0.1µF	X7R 0402	1	Under GPU
	1.0µF	X6S 0603	1	Near GPU
	4.7µF	X6S 0603	1	Near GPU

# NV 16x DG-07158-V05

Table 3-18. PEX\_SVDD\_3V3 and PEX\_PLL\_HVDD Decoupling

Capacitor Type	Footprint	Population	Location
0.1µF	X7R 0402	1	Under GPU
4.7µF	X5R 0603	2	Near GPU

# NV 16x DG-07158-V05

Table 3-17. PEX\_PLLVDD Decoupling

Capacitor Type	Footprint	Population	Location
0.1µF	X7R 0402	1	Under GPU
1.0µF	X5R 0603	1	Near GPU
4.7µF	X5R 0805	1	Near GPU


# DA-08329-001\_V02

Table 6. PEX Core and IO Supply Decoupling and Filtering



GPU	Capacitor Type	Footprint	Population	Location
N16_PEX_IOVDD (N17_PEX_DVDD) Supply Rail				
GB2B-64, GB2C-64	1.0µF	X6S 0402	1	Under GPU
	4.7µF	X6S 0603	0	Under GPU
	4.7µF	X6S 0603	1	Near GPU
	10µF	X6S 0805	0	Midway between GPU and Power Supply
	22µF	X6S 0805	0	Midway between GPU and Power Supply
N16_PEX_IOVDDQ (N17_PEX_HVDD) Supply Rail				
GB2B-64, GB2C-64	1.0µF	X6S 0402	1	Under GPU
	4.7µF	X6S 0603	1	Near GPU
	10µF	X6S 0805LP	1	Midway between GPU and Power Supply
	22µF	X6S 0805LP	1	Midway between GPU and Power Supply

Table 7. PEX PLLs Decoupling and Filtering

GPU	Capacitor Type	Footprint	Population	Location
PEX_PLLVDD Supply Rail				
GB2B-64	0.1µF	X7R 0402	1	Under GPU
	1.0µF	X5R 0603	1	Near GPU
	4.7µF	X5R 0805	1	Near GPU
PEX_SVDD_3V3 Supply Rail				
GB2B-64	4.7µF	X5R 0603	2	Near GPU
PEX_PLL_HVDD Supply Rail				
GB2B-64, GB2C-64	0.1µF	X7R 0402	1	Near GPU







## NV 16x DG-D07158-V05

Table 3-6. NVVDD Decoupling Footprint and Population

GPU Package Type	Capacitor Type	Footprint	Population	Location	Comments
GB2B-64 / GB2-64	4.7 $\mu$ F X6S	0603	10	10	Under GPU
	1 $\mu$ F X6S	0402	4	4	Under GPU
	47 $\mu$ F X5R	0805	1	1	Near GPU
	22 $\mu$ F X5R	0805	1	1	Near GPU
	4.7 $\mu$ F X5R	0805	5	5	Near GPU
	330 $\mu$ F POS	7343	1	1	Near GPU ESR $\leq 6$ m $\Omega$

## DA-07750-000-V02

Table 6. EDP-Continuous<sup>3</sup>

Products	VRAM Type	GPU Core		GPU FBIO		FB Total <sup>1,5</sup>		1.05V Total <sup>2</sup>	1.05V <sup>4</sup>	3.3V Total
		(A)	(A)	(A)	(A)	(A)	(A)	(A)	(A)	(A)
N165-GMR	GDDR5	19.0	—	2.0	—	4.2	0.80	0.06		
	DDR3/L	21.0	1.4	2.4	2.3	0.80	0.06			
N165-GTR	GDDR5 @ 2.0 GHz	26.5	—	2.0	—	4.2	0.80	0.06		
	GDDR5 @ 2.5 GHz	26.5	—	2.0	—	4.7	0.80	0.06		
	DDR3/L	26.0	1.4	2.4	2.3	0.80	0.06			

Table 7. EDP-Peak<sup>3</sup>

Products	VRAM Type	GPU Core		GPU FBIO		FB Total <sup>1,5</sup>		1.05V Total <sup>2</sup>	1.05V <sup>4</sup>	3.3V Total
		(A)	(A)	(A)	(A)	(A)	(A)	(A)	(A)	(A)
N165-GMR	GDDR5	34.0	—	2.9	—	6.8	2.1			
	DDR3/L	39.5	2.6	2.3	4.1	3.9	2.1			
N165-GTR	GDDR5 @ 2.0 GHz	53.0	—	2.9	—	6.8	2.1			
	GDDR5 @ 2.5 GHz	53.0	—	3.1	—	7.2	2.1			
	DDR3/L	51.0	2.6	2.3	4.1	3.9	2.1			

## DA-07751-000-V02

Table 5. EDP-Continuous<sup>3</sup>

Product	VRAM Type	GPU Core		GPU FBIO		FB Total <sup>1,5</sup>		1.05V Total <sup>2</sup>	1.05V <sup>4</sup>	3.3V Total
		(A)	(A)	(A)	(A)	(A)	(A)	(A)	(A)	(A)
N165V-GMR1	GDDR5 @ 2.0 GHz	18.5	—	2.0	—	4.2	0.8	0.06		
	GDDR5 @ 2.5 GHz	18.5	—	2.0	—	4.7	0.8	0.06		
	DDR3/L	19.0	1.4	2.4	2.3	0.8	0.06			

Table 6. EDP-Peak<sup>3</sup>

Products	VRAM Type	GPU Core		GPU FBIO		FB Total <sup>1,5</sup>		1.05V Total <sup>2</sup>	1.05V <sup>4</sup>	3.3V Total
		(A)	(A)	(A)	(A)	(A)	(A)	(A)	(A)	(A)
N165V-GMR1	GDDR5 @ 2.0 GHz	30.0	—	2.9	—	6.8	2.1			
	GDDR5 @ 2.5 GHz	31.0	—	3.1	—	7.2	2.1			
	DDR3/L	28.5	2.6	2.3	4.1	3.9	2.1			

## SP-08318-001\_V03

Table 7. Output EDP-Continuous

	NVVDD	GPU FBIO	FB Total <sup>2</sup>	1.0V Total <sup>1</sup>	1.8V Total <sup>2</sup>
	—	1.35V <sup>4</sup>	1.35V <sup>4</sup>	1.0V <sup>4</sup>	1.8V <sup>4</sup>
Product	(A)	(A)	(A)	(A)	(A)
N175-G1	30.0	2.0	3.4	0.1	0.3

Table 8. Output EDP-Peak

	NVVDD	GPU FBIO	FB TOTAL <sup>4</sup>	1.0V Total <sup>1</sup>
	—	1.35V <sup>3</sup>	1.35V <sup>3</sup>	1.0V <sup>3</sup>
Product	(A)	(A)	(A)	(A)
N175-G1	60.1	3.2	6.6	0.2


## DA-08329-001\_V01

Table 3. NVVDD and NVVDS Decoupling and Filtering


GPU	Capacitor Type	Footprint	Population		Location	
			N16	N17		
NVVDD Supply Net						
GB2B-64, GB2C-64	4.7 $\mu$ F	X6S	0603	10	8	Under GPU
	1 $\mu$ F	X6S	0402	4	3	Under GPU
	47 $\mu$ F	X5R	0805	1	-	Near GPU
	10 $\mu$ F	X7R	0805	-	4	Near GPU
	22 $\mu$ F	X5R	0805	1	3	Near GPU
	4.7 $\mu$ F	X5R	0805	1	4	Near GPU
	330 $\mu$ F	POS	7343	1	1	Near GPU
NVVDS Supply Net						
GB2C-64 Only	4.7 $\mu$ F	X6S	0603	N/A	4	Under GPU
	1 $\mu$ F	X6S	0402	N/A	2	Under GPU
	10 $\mu$ F	X6S	0805	N/A	7	Near GPU
	22 $\mu$ F	X6S	0805LP	N/A	1	Near GPU
	330 $\mu$ F	POS	7343	N/A	1	Near GPU




## VRAM GDDR5 chips



### X76 for N16X 2G VRAM





### X76 for N17S 2G VRAM



	DATA Bus	
Address	0..31	32..63
CMD0	CS#	
CMD1	A3_BA3	
CMD2	A2_BA0	
CMD3	A4_BA2	
CMD4	A5_BA1	
CMD5	WE#	
CMD6	A7_A8	
CMD7	A6_A11	
CMD8	ABI#	
CMD9	A12_RFU	
CMD10	A0_A10	
CMD11	A1_A9	
CMD12	RAS#	
CMD13	RST#	
CMD14	CKE#	
CMD15	CAS#	
CMD16		CS#
CMD17		A3_BA3
CMD18		A2_BA0
CMD19		A4_BA2
CMD20		A5_BA1
CMD21		WE#
CMD22		A7_A8
CMD23		A6_A11
CMD24		ABI#
CMD25		A12_RFU
CMD26		A0_A10
CMD27		A1_A9
CMD28		RAS#
CMD29		RST#
CMD30		CKE#
CMD31		CAS#

### Channel 0 BOT SIDE



DA8335 Cap Q'ty  
22U x2  
10U x 6  
1U x 10  
22U x 3 (unPOP)



N16X Cap Q'ty  
10U x2  
1U x 8  
0.1U x 6

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date		2018/08/24	Deciphered Date		2019/08/24	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPAL ELECTRONICS DIVISION OF R&D DEPART. MEN. EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED OR ANY REPRODUCTION WITHOUT THE CONSENT OF COMPAL ELECTRONICS, INC.						Rev 0.1
Size		Document Number				
Scale		Raticate KL M/B LA-H441P				
Date:		Friday, November 30, 2018		Sheet 26 of 57		






## VRAM GDDR5 chips

	DATA Bus	
Address	0...31	32...63
CMD0	CS#	
CMD1	A3_BA3	
CMD2	A2_BA0	
CMD3	A4_BA2	
CMD4	A5_BA1	
CMD5	WE#	
CMD6	A7_A8	
CMD7	A6_A11	
CMD8	ABI#	
CMD9	A12_RFU	
CMD10	A0_A10	
CMD11	A1_A9	
CMD12	RAS#	
CMD13	RST#	
CMD14	CKE#	
CMD15	CAS#	
CMD16		CS#
CMD17		A3_BA3
CMD18		A2_BA0
CMD19		A4_BA2
CMD20		A5_BA1
CMD21		WE#
CMD22		A7_A8
CMD23		A6_A11
CMD24		ABI#
CMD25		A12_RFU
CMD26		A0_A10
CMD27		A1_A9
CMD28		RAS#
CMD29		RST#
CMD30		CKE#
CMD31		CAS#




```
DA8335 Cap Q'ty
22U x2
10U x 6
1U x 10
22U x 3 (unPOP)
```

```
N16X Cap Q'ty
10U x2
1U x 8
0.1U x 6
```











Note: Unmount LX1 when panel boost circuit was use. (2S battery cell)




### Place closed to JEDP1




### Touch Screen









### Camera



### LED PANEL Conn.








Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2018/08/24	Deciphered Date	2019/08/24	Title	HDMI CONN.		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
				Custom	Raticate KL M/B LA-H441P	0.1	
				Date: Friday, November 30, 2018		Sheet 29 of 57	











# LAN-RTL8411B








From EC  
High active.  
EN threshold voltage min:1.2V  
typ:1.6V max:2.0V  
Current limit threshold 1.5~2.8A  
+3V\_LAN Rising time must >0.5ms and <100ms

PU at PCH side




LAN Connector



	Protect cotact		Card contact
	Write protect (Lock)	Write Enable (Unlock)	
Card Uninsert	Open	Open	Open
Card insert	Open	Close	Close

WITHOUT CARD	CARD INSERTED:LOCK	CARD INSERTED:UNLOCK
W/P GND	W/P GND	W/P GND
C/D VSS1 P3	C/D VSS1 P3	C/D VSS1 P3


Card Reader Connector





## Wireless LAN

## NGFF WL+BT (KEY E)




## mSATA/SSD

PETp0/SATA-A+	49
PETn0/SATA-A-	47
GND	45
PERp0/SATA-B-	43
PERn0/SATA-B+	41

**Table 35-7. SATA / PCI Express\* Gen 2 and Gen 3 Capacitor Values**


Condition	PCI Express® Gen 2 Only	PCI Express® Gen 3 Only	SATA Only	PCI Express® Gen 2/ SATA	PCI Express® Gen 3/ SATA
Processor Tx	100 nF	220 nF	10 nF	100 nF	220 nF
Processor Rx	None	None	10 nF <sup>2</sup>	None	None <sup>3</sup>




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2018/08/24	Deciphered Date		2019/08/24
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	
				M.2 Key E (WLAN)/Key M(SSD)	
				Size	Document Number
				Custom	Raticate KL M/B LA-H441P
Date:				Friday, November 30, 2018	Sheet 31 of 57



# HD Audio Codec





[illegible]

Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b>			
Issued Date	2018/08/24	Deciphered Date	2019/08/24	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<b>HDD/ HDD Re-Driver</b>			
				Size	Document	Number	Rev
				<b>Raticate KL M/B LA-H441P</b>			0.1
Date:				Friday, November 30, 2018	Sheet	33	of 57



(13) USB3\_CTX\_C\_DRX\_N3 1 2 USB3\_CTX\_C\_DRX\_N3 RS1 1 2 0.0402 5% USB3\_CTX\_I\_DRX\_N3  
CS1 1 2 0.22U\_0402\_25V6K

(13) USB3\_CTX\_C\_DRX\_P3 1 2 USB3\_CTX\_C\_DRX\_P3 RS2 1 2 0.0402 5% USB3\_CTX\_I\_DRX\_P3  
CS2 1 2 0.22U\_0402\_25V6K

(13) USB3\_CRX\_C\_DTX\_N3 1 2 USB3\_CRX\_C\_DTX\_N3 RS3 1 2 0.0402 5% USB3\_CRX\_I\_DTX\_N3  
CS106 1 2 0.33U\_0402\_10V6K

(13) USB3\_CRX\_C\_DTX\_P3 1 2 USB3\_CRX\_C\_DTX\_P3 RS4 1 2 0.0402 5% USB3\_CRX\_I\_DTX\_P3  
CS107 1 2 0.33U\_0402\_10V6K



(13) USB3\_CTX\_C\_DRX\_N2 1 2 USB3\_CTX\_C\_DRX\_N2 RS5 1 2 0.0402 5% USB3\_CTX\_I\_DRX\_N2  
CS3 1 2 0.22U\_0402\_25V6K

(13) USB3\_CTX\_C\_DRX\_P2 1 2 USB3\_CTX\_C\_DRX\_P2 RS6 1 2 0.0402 5% USB3\_CTX\_I\_DRX\_P2  
CS4 1 2 0.22U\_0402\_25V6K

(13) USB3\_CRX\_C\_DTX\_N2 1 2 USB3\_CRX\_C\_DTX\_N2 RS7 1 2 0.0402 5% USB3\_CRX\_I\_DTX\_N2  
CS104 1 2 0.33U\_0402\_10V6K

(13) USB3\_CRX\_C\_DTX\_P2 1 2 USB3\_CRX\_C\_DTX\_P2 RS8 1 2 0.0402 5% USB3\_CRX\_I\_DTX\_P2  
CS105 1 2 0.33U\_0402\_10V6K

#575549 USB3P1 TYPE C ECN WW50  
add RC on TYFEC USB3 trace




CHG	CHG_HI	CC CAPABILITY BROADCAST	CURRENT LIMIT (typ)	LOAD DETECT THRESHOLD (typ)
0	0	STD	1.7 A	NA
0	1	STD	1.7 A	NA
1	0	1.5 A	1.7 A	NA
1	1	3 A	3.4 A	1.95 A

EC_TYPEC_EN	S0	S3	S5
AC Mode (Adapter In)	On	On	Off
DC Mode (Battery Only)	On	On <sup>1</sup>	Off

Note 1: Stop charge current when the battery capacity is below a specified percentage.

Note : 2017 BIOS SPEC define DC mode 30% stop charge





Security Classification	Compal Secret Data			Title		Compal Electronics, Inc.	
Issued Date	2018/08/24	Deciphered Date	2019/08/24	Doc#		CC-USB TYPE C	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. NO INFORMATION HEREON IS TO BE TRANSFERRED, REPRODUCED, COPIED, OR DISCLOSED IN ANY MANNER WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. HEREIN. THIS SHEET, NO INFORMATION ON IT, OR ANY PART THEREOF, IS TO BE REPRODUCED, COPIED, OR DISCLOSED IN ANY MANNER WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number		Rev
				Custom	Raticate, KJ, M/B LA-H441P		0.1
				Date:	Friday, November 30, 2018		Sheet 34 of 57





























For turn off internal LPC module of KB9032



ESPI Bus Pin : 1-5,7,8,10,12,14  
LPC Bus Pin : 3-5,7,8,10,12,14






near SOC













```
pin28:
If GPIO NO use for LED function and
GPIO must pull high
```




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2018/08/24	Deciphered Date	2019/08/24	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LID/RTS5227		
				Size	Document Number	Rev.
				Custom	Raticate KL M/B LA-H441P	
				Date:	Friday, November 30, 2018	Sheet 38 of 57




FAN1 Conn




Screw Hole



Reset Circuit







Reset Button






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/08/24	Deciphered Date	2019/08/24	Title	FAN & Screw Hole & Reset
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	Raticate KL M/B LA-H441P
				Date:	Friday, November 30, 2018
				Sheet	39 of 57
				Rev	0.1




# DC Interface



# For Power ON/Off Sequence




+3VS to +3VSDGPU\_AON for GPU



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2018/08/24				Title			
				Deciphered Date				DC Interface			
				2019/08/24				Raticate KL M/B LA-H441P			
								Rev			
								0.1			
								Date: Friday, November 30, 2018			
								Sheet 40 of 57			

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.






Security Classification		Compal Secret Data		Compal Electronics, Inc.					
Issued Date		2018/01/10		Deciphered Date		2018/11/04			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title		PWR DCIN / Pre-charge			
				Size		Document Number		Rev	
				Customer		EH5AW M/B LA-G521P		0.1	
				Date:		Friday, November 30, 2018		Sheet 41 of 57	





2013/07/23  
change PC5 and PC6 function field from 37.1 to 47.1



2013/06/07  
Add for ENE9022 Battery Voltage drop detection.  
Connect to ENE9022 pin64 AD1.


VAL50/ZAL20 Battery is 3-cell NVDC design.  
B+=9V  
Change PR12=50K if Battery is 2-cell NVDC design  
B+=6V



2016/11/16 update


For KB9022 sense 20mΩ	Active	Recovery
45W PR206 10K ohm	58.5W, 0.61V	Active=recovery
65W PR206 19.1K ohm	84.5W, 0.61V	Active=recovery
90W PR206 30.1K ohm	117W, 0.61V	Active=recovery
PH1	2V	1V

PH1 under CPU botten side :  
CPU thermal protection at 89 +/-3 degree C  
Recovery at 56 +/-3 degree C



Security Classification				Compal Secret Data				Compal Electronics, Inc.		
Issued Date		2018/01/10		Deciphered Date		2018/11/04		Title		
Size		Document		Number		Rev		PWR-BATTERY CONN/OTP		
Custome		EH5AW M/B LA-G521P		Rev		0.1		Date: Friday, November 30, 2018		
Date:		Sheet		42		of		57		







# Module model information

RT6575D\_DMOS\_single\_V1.mdd  
RT6575D\_DMOS\_dual\_V1.mdd

H/S Rds(on):typ:12.4mOhm, max:15.8mOhm  
Idsm(TA=25)=13A, Idsm(TA=70)=7.8A  
Ploss=0.42W

L/S Rds(on):typ:9.1mOhm, max:11.6mOhm  
Idsm(TA=25)=15A, Idsm(TA=70)=9A  
Ploss=0.14W

CHOKE:4.7uH, DCR 35mOhm  
Ploss=1.77W

VINAFIX.COM


Output capacitor ESR need follow below equation to make sure feed back loop stability  
 $ESR=20mV \cdot L \cdot f_{sw} / 2V$

POK need pull high, it will pull high on VS transfer circuit

5V-OCP=13.5A  
3V-OCP=8.9A

Security Classification		Compal Secret Data		Title	
Issued Date	2018/01/10	Deciphered Date	2018/11/04	Document Number	Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<b>Compal Electronics, Inc.</b> <b>PWR-3.3VALWP/5VALWP</b> <b>EH5AW M/B IA-G521P</b>	0.1
Date:	Friday, November 30, 2018	Sheet	44 of 57		






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/01/10	Deciphered Date	2018/11/04	Title	RT8207P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number C5V01 M/B LA-E892P
				Date	Friday, November 30, 2018
				Sheet	45 of 57
				Rev	0.1



EN pin don't floating  
If have pull down resistor at HW side, pls delete PR702






Vinafix

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2018/01/10	Deciphered Date	2018/11/04	Title	VCCP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				Size	Document Number
				C	EH5AW M/B LA-G521P
				Date:	Friday, November 30, 2018
				Sheet	46 of 57
				Rev	0.1



Current limit = 4.7A(min)


0.4%





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
2018/01/10		2018/11/04		SY8032	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.		Size		Document Number	
		C		EH5AW M/B LA-G521P	
				Rev	
				0.1	
				Date: Friday, November 30, 2018	
				Sheet 47 of 57	



Module model information  
 RT3602AE\_U22\_RU42\_colay\_V1A.mdd for IC portion  
 RT3602AE\_U22\_RU42\_colay\_V1B.mdd for SW portion







VCC\_GT  
FSW=450kHz  
Choke=0.15uH  
DCR=0.9 mohm +/- 5%


VCC\_SA  
FSW=600kHz  
DCR=6.2 mohm +/- 5%

```
U22
LL=3.1 mohr
TDC=18A
ICCMAX=31A
OCP=39A
```

```
U22
LL=10.3 mohm
TDC=4A
ICCMAX=4.5A
OCP=9.5A
```

U42  
LL=3.1 mohr  
TDC=12A  
ICCMAX=31A  
OCP=39A


```
U42
LL=10.3 mohm
TDC=
ICCMAX=6A
OCP=9.5A
```





2017/07/03  
 VCORE Output Capacitor: U42  
 22uF\_0603\*35  
 1uF\_0201\*35  
 220uF \*2  
 UNPOP  
 22\_0603\*7

2017/07/03  
 VCORE Output Capacitor: U22  
 22uF\_0603\*29  
 1uF\_0201\*35  
 UNPOP  
 22 0603\*7  
 220uF \*3




SA  
 pop:  
 22uF\_0603\*7  
 1uF\_0201\*7  
 unpop:  
 22uF\_0603\*1

220uF\*1  
 22uF\*36  
 1uF\*9  
 0.47uF\*4  
 unpop:  
 22uF \*8  
 1uF\*1

Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		Deciphered Date		2018/11/04			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPAL ELECTRONICS DIVISION OF R&D DEPARTMENT WITHOUT THE EXPRESS WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. ANY REPRODUCTION OR DISCLOSURE OF THIS SHEET WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. IS STRICTLY PROHIBITED.				Title	Power Train		
				Size	Document Number	Rev	0.1
				EH5AW M/B LA-G521P			
				Date: Friday, November 30, 2018			
				Sheet 50 of 57			





		GPU Core	GPU FBIO		FB Total <sup>1, 5</sup>		1.05V Total <sup>2</sup>	3.3V Total
		—	1.5V <sup>4</sup>	1.35V <sup>4</sup>	1.5V <sup>4</sup>	1.35V <sup>4</sup>	1.05V <sup>4</sup>	3.3V <sup>4</sup>
Products	VRAM Type	(A)	(A)	(A)	(A)	(A)	(A)	(A)
N165-GMR	GDDR5	19.0	—	2.0	—	4.2	0.80	0.06
	DDR3/L	21.0	1.4	1.4	2.4	2.3	0.80	0.06
N165-GTR	GDDR5 @ 2.0 GHz	26.5	—	2.0	—	4.2	0.80	0.06
	GDDR5 @ 2.5 GHz	26.5	—	2.0	—	4.7	0.80	0.06
	DDR3/L	26.0	1.4	1.4	2.4	2.3	0.80	0.06
N165-GXR	GDDR5	35.4	—	2.4	—	4.9	2.6	0.40

		GPU Core	GPU FBIO		FB Total <sup>1,5</sup>		1.05V Total <sup>2</sup>
		—	1.5V <sup>4</sup>	1.35V <sup>4</sup>	1.5V <sup>4</sup>	1.35V <sup>4</sup>	1.05V <sup>4</sup>
Products	VRAM Type	(A)	(A)	(A)	(A)	(A)	(A)
N165-GMR	GDDR5	34.0	—	2.9	—	6.8	2.1
	DDR3/L	39.5	2.6	2.3	4.1	3.9	2.1
N165-GTR	GDDR5 @ 2.0 GHz	53.0	—	2.9	—	6.8	2.1
	GDDR5 @ 2.5 GHz	53.0	—	3.1	—	7.2	2.1
	DDR3/L	51.0	2.6	2.3	4.1	3.9	2.1
N165-GXR	GDDR5	54.0	—	4.6	—	9.5	2.9


	NVVD	GPU FBIO	FB Total <sup>1</sup>	1.0V Total <sup>1</sup>	1.8V Total <sup>2</sup>
	—	1.35V <sup>4</sup>	1.35V <sup>4</sup>	1.0V <sup>4</sup>	1.8V <sup>4</sup>
Product	(A)	(A)	(A)	(A)	(A)
N175-G1	29.7	2.0	3.4	0.1	0.3
N175-LG	15.4	1.6	2.8	0.1	0.2

Product	NVDD	GPU FBIO	FB TOTAL <sup>4</sup>	1.0V Total <sup>1</sup>
	—	1.35V <sup>3</sup>	1.35V <sup>3</sup>	1.0V <sup>3</sup>
	(A)	(A)	(A)	(A)
N17S-G1	59.2	3.2	6.6	0.2
N17S-LG	49.6	3.2	6.6	0.2

Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2018/01/10	Deciphered Date	2018/11/04	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THE SHEET MAY NOT BE TRANSFERRED FROM THE COMPANIES, DIVISIONS OR SUBSIDIARIES OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. ANY REPRODUCTION OR DISCLOSURE OF THIS SHEET WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. IS PROHIBITED.				Size	Document Number		
				EH5AW M/B/LA-G521P		Rev	0.1
				Date:	Friday, November 30, 2018	Sheet	51 of 57



```
Module model information
SY8032_V2.mdd
```




$V_{out} = 0.6V * (1 + R_{up}/R_{down})$   
 $N16 > 1.05V$   
 $=> 0.6V * (1 + (7.68/10)) = 1.061 \quad (1.01\%)$   
 $=> 0.6V * (1 + (7.32/10)) = 1.039 \quad (-1\%)$   
 $N17 > 1.0V$   
 $V_{out} = 0.6V * (1 + (6.98/10)) = 1.019V \quad (1.02\%)$

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETITION DIVISION OF R&D DEPARTMENTS EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINED THEREIN MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



R1, R2, R3, R4, R5, C are based on VGA type to set.

R1	N16S_VGA@ PR1209 20K_0402_1%	R2	N16S_VGA@ PR1208 20K_0402_1%
R3	N16S_VGA@ PR1211 2K_0402_1%	R4	N16S_VGA@ PR1210 18K_0402_1%
R5	N16S_VGA@ PR1224 0_0402_5%	C	N16S_VGA@ PC1210 2700P_0402_50V7K



#### PWM-VID Specification

		Config B
Vmin	V	0.6
Vmax	V	1.2
Vboot	V	0.9
Voltage Step Vstep	mV	6.25
Number of Voltage Levels N	level	96
PWM Frequency F <sub>PWM</sub>	MHz	1.125
PWM Minimum Pulse Width T <sub>DMIN</sub>	ns	9.26
VID Transient Time T	us	<100
<b>Component Value</b>		
R1 (1%)	KΩ	20
R2 (1%)	KΩ	20
R3 (1%)	KΩ	2
R4 (1%)	KΩ	18
R5 (1%)	KΩ	0
C	nF	2.7

N17x DG-07875-001\_v08.pdf:

Table 7.8 PWM-VID Spec and Component Values

PWM-VID Specification	Unit	Config
Vmin	V	0.3
Vmax	V	1.3
Vboot	V	0.8
Voltage Step Vstep	mV	6.25

Table 7.8 PWM-VID Spec and Component Values

PWM-VID Specification	Unit	Config
Number of Voltage Levels N	level	160
PWM Frequency F <sub>PWM</sub>	kHz	675
PWM Minimum Pulse Width T <sub>DMIN</sub>	ns	9.26
VID Transient Time T	us	<100
<b>Component Value</b>		
R1 (1%)	KΩ	6.19
R2 (1%)	KΩ	20.5
R3 (1%)	KΩ	4.32
R4 (1%)	KΩ	16.5
R5 (1%)	KΩ	0.309
C	nF	4.7

Table 6. EDP-Continuous<sup>3</sup>

Products	VRAM Type	GPU Core
N16S-GMR	GDDR5	19.0
	DDR3/L	21.0
N16S-GTR	GDDR5 @ 2.0 GHz	26.5
	GDDR5 @ 2.5 GHz	26.5
	DDR3/L	26.0
N16S-GXR	GDDR5	35.4

Table 7. EDP-Peak<sup>3</sup>

Products	VRAM Type	GPU Core
N16S-GMR	GDDR5	34.0
	DDR3/L	39.5
N16S-GTR	GDDR5 @ 2.0 GHz	53.0
	GDDR5 @ 2.5 GHz	53.0
	DDR3/L	51.0
N16S-GXR	GDDR5	54.0



Table 7. Output EDP-Continuous

	NVVDD	GPU FBIO	FB Total <sup>5</sup>	1.0V Total <sup>1</sup>	1.8V Total <sup>2</sup>
	—	1.35V <sup>4</sup>	1.35V <sup>4</sup>	1.0V <sup>4</sup>	1.8V <sup>4</sup>
Product	(A)	(A)	(A)	(A)	(A)
N17S-G1	29.7	2.0	3.4	0.1	0.3
N17S-LG	15.4	1.6	2.8	0.1	0.2

Table 8. Output EDP-Peak

	NVVDD	GPU FBIO	FB TOTAL <sup>4</sup>	1.0V Total <sup>1</sup>
	—	1.35V <sup>3</sup>	1.35V <sup>3</sup>	1.0V <sup>3</sup>
Product	(A)	(A)	(A)	(A)
N17S-G1	59.2	3.2	6.6	0.2
N17S-LG	49.6	3.2	6.6	0.2





Date: Friday, November 30, 2018 Sheet 54 of 57